Abstract-In optical networks without optical amplifiers, the number of received photons never exceeds the number of sent ones. Hence, upon transmission, only asymmetric (1 → 0) errors can occur. Motivated by this fact, in this letter, we present a class of integer codes capable of correcting high-density asymmetric errors within a b-bit byte. Unlike classical codes, these codes use integer and lookup table operations. As a result, they can be implemented "for free," i.e., without modifying the network hardware.
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I. INTRODUCTION
E RROR control codes are usually designed for use on binary symmetric channels, where the error probabilities 0 → 1 and 1 → 0 are equal. However, in certain systems, the errors have a highly asymmetric nature. For the purpose of this letter, the most interesting example are optical networks without optical amplifiers (ONWOAs) (e.g. local and access networks) [1] . In these networks, the number of received photons never exceeds the number of transmitted ones. Hence, upon transmission only asymmetric (1 → 0) errors can occur [2] , [3] . Besides this, it is known that these errors affect small number of bits. More precisely, the experiments showed that 99% to 99.9% of all errors are t-bit errors (1 ≤ t ≤ 4) confined to one or two adjacent bytes [4] - [6] .
Another common feature of ONWOAs is high computing power of network nodes. This can be seen from the fact that exterior nodes (e.g. PCs and servers) contain general purpose processors, whereas interior nodes (e.g. switches and routers) are always equipped with network processors (NPs) [7] , [8] . The only difference between these chips is that NPs integrate coprocessors for common kernels of computation (e.g. lookup and cryptographic operations). On the other hand, both these chips have integer execution units as well as the memory system including the caches [7] , [8] . Hence, it can be said that they are designed for integer and lookup table operations.
Motivated by these facts, in this letter we present a new class of integer codes. The proposed codes, like those in [9] - [11] , have several desirable properties including systematic structure, simple encoding/decoding procedures and fast error correction algorithm based on table lookups. However, unlike [9] - [11] , the codes presented in this letter can correct two types of errors within a b-bit byte: single t/d asymmetric errors and double adjacent t'/d asymmetric errors, where 1 ≤ t' < t < d and p = b/d ≥ 2. Thanks to this feature, they are more suitable for use in ONWOAs than the codes proposed in [9] - [11] .
The organization of this letter is as follows: Section 2 deals with the construction of integer codes capable of correcting Table I shows the notations used in this work.
II. CODES CONSTRUCTION

A. Encoding and Decoding Procedures
Let Z 2 b −1 = {0, 1, …, 2 b − 2} be the ring of integers modulo 2 b -1, and let C i and C k+1 be integers such that C i ∈ Z 2 b −1 \ {0, 1} and C k+1 = -1. Now, suppose that the data are divided into k b-bit bytes. In that case, the encoder will compute the check-byte in the same way as in [9] - [11] , i.e. by using the following operations:
At the receiver, the decoder will perform the same calculation
after which the syndrome S will be formed
Obviously, when S = 0, the codeword is corrupted by one or more errors. Whether these errors can be corrected or not depends on the values of the coefficients C i . On the other hand, the coefficient C k+1 always has the same value, since it corresponds to the errors within the check-byte. 
B. Necessary and Sufficient Conditions Definition 1: An error is called t/d asymmetric error if t or fewer bits within a d-bit byte are in a 1 → 0 error, where 1 ≤ t < d. Definition 2: An error is called low-density byte asymmetric (LDBA) error if there exists one t/d asymmetric error within a b-bit byte, where p
= b/d ≥ 2.
Definition 3: An error is called high-density byte asymmetric (HDBA) error if there exists two adjacent t'/d asymmetric errors within a b-bit byte, where 1
To make these definitions more clear, we give examples of LDBA and HDBA errors (Fig. 1) . 
Now, we can prove the following theorem. 
3) s 1 ∩ s 2 = ∅ where |A| denotes the cardinality of A, and A ∩ B the intersection of A and B.
Proof: Condition 1 of this theorem says that LDBA errors
To prove this, observe that the set s 1 can be expressed as
where
Now, suppose that the coefficients C i are chosen in such a way that each one multiplied (modulo 2 b -1) by each e l,r yields a different result. In that case, it will hold that
As a consequence, the set s 1 will have 
In that case, it is clear that the set s 2 will have
nonzero elements. Finally, Condition 3 is a necessary condition for distinguishing LDBA errors from HDBA errors. Therefore, the codes that satisfy the above conditions are (kb + b, kb) 
Proof: This theorem follows from Theorem 1. From Theorems 1 and 2 it is easy to see that the elements of ξ cannot be generated without using a computer. Thus, it is clear that for some particular values of t', t, d and b we cannot know a priori the number and the values of coefficients C i . In this letter, we have restricted ourselves to practical codes, i.e. to codes with parameters t' = 3, t = 4, d = 8, b = 32 and k ≤ 64. The results of the corresponding computer search are given in Table II .
C. Error Correction Procedure
From Theorem 2 we know that LDBA and HDBA errors generate |ξ | nonzero syndromes. Also, from the same theorem, we know that the relationship between the nonzero syndrome (element of the set ξ), error location (i ) and error vector (e) can be described using (4)- (5) . Both these facts imply that the syndrome table requires |ξ |×[2 · b + log 2 (k + 1) ] bits (Fig.  2) to store the error correction data.
Given this, suppose that that the data are received in error (S = 0). In that case, the decoder will first search the syndrome table to find the appropriate entry. After that, it will execute one of the following operations:
• for LDBA errors within the i-th data byte
• for LDBA errors within the check-byte
• for HDBA errors within the i-th data byte
• for HDBA errors within the i-th check-byte From the above it is clear that the efficiency of the error correction procedure (in terms of processing time) depends on the number of table lookups. For this reason it is desirable that the elements of ξ are sorted in increasing order. In that case it is possible to use binary search algorithm, which requires n TL table lookups (1≤ n TL ≤ log 2 |ξ | + 2) [12] .
According to Theorem 2, the syndrome table will have |ξ | = 88 entries (Table III) . Given this, let us assume that we want to transmit 8 bits of data, D = 10110011. In that case, after calculating the value of check-byte C B 
in order to check whether the value S = 158 belongs to the set ξ (Table III) . After completing this task, it will perform error correction by using
Scenario 2: Let us assume that during data transmission an error on the 10 th and 16 th bit has occurred (Ĉ W = 10110011 00100110). Similar to the previous case, after calculating
the decoder will conclude that the value S = 65 indicates an error within the check-byte (Table III) . As a consequence, the following procedure will take place:
III. IMPLEMENTATION STRATEGY From (1)- (3) and (6)- (9) it is clear that the encoder/decoder uses integer and lookup table (LUT) operations. Since these operations are supported by all processors, it is interesting to discuss how the proposed codes can be implemented on modern architectures. Without loss of generality, we will restrict ourselves to eight-core processors (Fig. 3) and integer (S 4/8 AEC-DA 3/8 AEC) 32 codes. 1) L1 Caches: The L1 cache is the smallest and fastest type of cache. Its size is limited to 64 KB (per core), whereas the data can be accessed in 1-5 clock cycles [8] . Both these facts suggest that the L1 can be used for storing the coefficient table (LUT 1 ) whose size is k × b bits (Table IV) .
2) L2 Caches: The L2 cache is somewhat slower and larger than the L1. Precisely, its size is limited to 512 KB (per core), whereas the individual entries can be accessed in 8-15 clock cycles [8] . Based on these parameters, it is clear that the L2 cannot be used for storing the syndrome table (LUT 2 ).
3) L3 Caches: Unlike L1 and L2 caches, the L3 is shared among all cores. Due to this reason, this cache has the highest access latency (25-50 clock cycles). On the other hand, its size is sufficiently large (20-32 MB [8] ) to store any LUT 2 .
4) Processing Cores: From [7] and [8] it is known that each core has at least one unit that performs 32/64-bit integer operations. Thus, it is clear that the encoding/decoding algorithm can be parallelized using eight threads. The similar applies for the error correction procedure. For instance, Core 1 can be used for performing binary search over first |ξ | /8 entries, Core 2 for performing binary search over next |ξ | /8 entries, and so on.
IV. CONCLUSION
We proposed a class of integer codes capable of correcting high-density asymmetric errors within a b-bit byte. We have shown that these codes can be implemented "for free", i.e. without modifying the network hardware. Thanks to this feature, the proposed codes have high potential to be used in practice. This primarily refers to optical networks without optical amplifiers in which all nodes possess powerful processors.
